图书介绍

计算机组织与结构 性能设计 英文版2025|PDF|Epub|mobi|kindle电子书版本百度云盘下载

计算机组织与结构 性能设计 英文版
  • (美)William Stallings著 著
  • 出版社: 北京:高等教育出版社
  • ISBN:7040100975
  • 出版时间:2001
  • 标注页数:748页
  • 文件大小:137MB
  • 文件页数:769页
  • 主题词:

PDF下载


点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用
种子下载[BT下载速度快]温馨提示:(请使用BT下载软件FDM进行下载)软件下载地址页直链下载[便捷但速度慢]  [在线试读本书]   [在线获取解压码]

下载说明

计算机组织与结构 性能设计 英文版PDF格式电子书版下载

下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。

建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台)。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用!后期资源热门了。安装了迅雷也可以迅雷进行下载!

(文件页数 要大于 标注页数,上中下等多册电子书除外)

注意:本站所有压缩包均有解压码: 点击下载压缩包解压工具

图书目录

PART ⅠOVERVIEW1

Chapter 1 Introduction3

1.1 Organization and Architecture5

1.2 Structure and Function6

1.3 Outline of the Book12

1.4 Internet and Web Resources15

Chapter 2 computer Evolution and Performance17

2.1 A Brief History of Computers19

2.2 Designing for Performance39

2.3 Pentium and PowerPC Evolution43

2.4 Recommended Reading and Web Sites46

2.5 Problems47

PART Ⅱ THE COMPUTER SYSTEM49

Chapter 3 System Buses51

3.1 Computer Components53

3.2 Computer Function56

3.3 Interconnection Structures69

3.4 Bus Interconnection71

3.5 PCI80

3.6 Recommended Reading and Web Sites89

3.7 Problems90

Appendix 3A:Timing Diagrams92

Chapter 4 Internal Memory95

4.1 Computer Memory System Overview97

4.2 Semiconductor Main Memory103

4.3 Cache Memory117

4.4 Pentium Ⅱ and PowerPC Cache organization132

4.5 Advanced DRAM Organization137

4.6 Recommended Reading and Web Sites142

4.7 Problems143

Appendix 4A:Performance Characteristics of Two-Level Memories145

Chapter 5 External Memory153

5.1 Magnetic Disk155

5.2 RAID163

5.3 Optical Memory172

5.4 Magfletic Tape177

5.5 Recommended Reading and Web Sites178

5.6 Problems179

Chapter 6 Input/Output181

6.1 External Devices184

6.2 I/O Modules188

6.3 Programmed I/O191

6.4 Interrupt-Driven I/O195

6.5 Direct Memory Access203

6.6 I/O Channels and processors207

6.7 The External Interface:SCSI and Fire Wire209

6.8 Recommended Reading and Web Sites223

6.9 Problems224

Chapter 7 Operating System Support227

7.1 Operating System Overview229

7.2 Scheduling241

7.3 Memory Management247

7.4 Pentium Ⅱ and PowerPC Memory Management259

7.5 Recommended Reading and Web Sites268

7.6 Problems269

PART Ⅲ THE CENTRAL PROCESSING UNIT271

Chapter 8 Computer Arithmetic273

8.1 The Arithmetic and Logic Unit(ALU)275

8.2 Integer Representation276

8.3 Integer Arithmetic282

8.4 Floating-Point Representation298

8.5 Floating-Point Arithmetic305

8.6 Recommended Reading and Web Sites314

8.7 Problems315

Appendix 8A:Number Systems317

Chapter 9 Instruction Sats:Characteristics and Functions323

9.1 Machine Instruction Characteristics325

9.2 Types of Operands331

9.3 Pentium Ⅱ and PowerPC Data Types333

9.4 Types of Operations336

9.5 Pentium Ⅱ and PowerPC Operation Types349

9.6 Assembly Language358

9.7 Recommended Reading360

9.8 Problems360

Appendix 9A:Stacks364

Appendix 9B:Little-,Big-,and Bi-Endian368

Chapter 10 Instruction Sets:Addressing Modes and Formats373

10.1 Addressing375

10.2 Pentium and PowerPC Addressing Modes382

10.3 Instruction Pormats388

10.4 Pentium and PowerPC Instruction Formats397

10.5 Recommended Reading402

10.6 Problems402

Chapter 11 CPU Structure and Function405

11.1 Processor Organization407

11.2 Register Organization409

11.3 The Instruction Cycle414

11.4 Instruction Pipelining419

11.5 The Pentium Processor434

11.6 The PowerPC Processor443

11.7 Recommended Reading450

11.8 Problems451

Chapter 12 Reduced Instruction Set Computers455

12.1 Instruction Execution Characteristics458

12.2 The Use of a Large Register File462

12.3 Compiler-Based Register Optimization467

12.4 Reduced Instruction Set Architecture469

12.5 RISC Pipelining476

12.6 MIPS R4000480

12.7 SPARC488

12.8 The RISC versus CISC Controversy494

12.9 Recommended Reading495

12.10 Problems496

Chapter 13 Instruction-Level Parallelism and Superscalar Processors499

13.1 Overview501

13.2 Design Issues506

13.3 Pentium Ⅱ515

13.4 PowerPC521

13.5 MIPS R10000529

13.6 UltraSPARC-Ⅱ531

13.7 IA-64/Merced534

13.8 Recommended Reading545

13.9 Problems546

PART Ⅳ THE CONTROL UNIT551

Chapter 14 Control Unit Operation553

14.1 Micro-operations555

14.2 Control of the Processor561

14.3 Hardwired Implementation573

14.4 Recommended Reading575

14.5 Problems576

Chapter 15 Microprogrammed Control577

15.1 Basic Concepts579

15.2 Microinstruction Sequencing588

15.3 Microinstruction Execution593

15.4 TI8800605

15.5 Applications of Microprogramming615

15.6 Recommended Reading616

15.7 Problems617

PART Ⅴ PARALLEL ORGANIZATION619

Chapter 16 Parallel Processing621

16.1 Multiple Processor Organizations623

16.2 Symmetric Multiprocessors625

16.3 Cache Coherence and the MESI Protocol635

16.4 Clusters642

16.5 Nonuniform Memory Access646

16.6 Vector Computation650

16.7 Recommended Reading663

16.8 Problems664

Appendix A Digital Logic669

A.1 Boolean Algebra670

A.2 Gates672

A.3 Combinational Circuits675

A.4 Sequential Circuits696

A.5 Problems707

Appendix B Projects for Teaching Computer Organization and Architecture709

B.1 Research projects710

B.2 Simulation Projects710

B.3 Reading/Report Assignments712

Glossary713

References725

Index739

热门推荐